


EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER : 03209688
 PUBLICATION DATE : 12-09-91
 APPLICATION DATE : 11-01-90
 APPLICATION NUMBER : 02004754
 APPLICANT : MITSUBISHI ELECTRIC CORP;
 INVENTOR : FUKIAGE TAKAHIKO;
 INT.CL. : G11C 11/401 G11C 29/00 H01L 21/66
 TITLE : SEMICONDUCTOR MEMORY DEVICE



ABSTRACT : PURPOSE: To quickly obtain a memory cell with a small margin and to attain the shortening of testing time by transmitting different reference potential to two bit lines connected to respective sense amplifiers.

CONSTITUTION: Plural bit lines ML_n and the inverse of BL_n ($n=1\dots n$) are connected to a sense amplifier 1. Respective memory cells MC include a transfer gate and a capacity C_s for which the information of an H level or an L level is accumulated. To the gate of the transfer gate of the plural memory cells MC, word lines WLM ($1\dots m$) are connected to cross to the bit line. Besides, an n-type FET 2 is connected between the bit line ML_n and a reference potential generating circuit A and the gate is connected to an input signal BLE. Besides, for an n-type FET 3, the gate is connected to a reference potential generating circuit B. By this constitution, a potential difference between the bit lines becomes large on H reading and small on L reading and by making it close to the amplifiable minimum potential difference, the testing time can be shortened.

COPYRIGHT: (C)1991,JPO&Japio